PV Single-Phase Grid-Connected Converter:
DC-Link Voltage Sensorless Prospective I. INTRODUCTION C URRENTLY, renewable energy resources are supplying a significant share of global energy generation due to the increasing costs and decreasing reserves of fossil fuels, as well as their environmental problems. Among the former, photovoltaic (PV) energy has gained much interest as a less pollutant and a noise-free resource that has the capability to be expanded and utilized in rural areas [1] , [2] .
Common distributed energy resources are increasingly being connected to utility for best utilization of their produced electric power [3] [4] [5] [6] [7] . A number of grid interfacing methods have been proposed for PV grid connection [8] , [9] , among which string inverter topology is widely used at present. It overcomes the drawbacks of old centralized inverter topology where multiple PV strings are connected to a central inverter, thus suffering from nonflexibility and power losses due to maximum power point tracking (MPPT) mismatch. Alternatively, for string inverter method, a number of PV modules are connected in a series arrangement called a string and each has its own inverter [10] and the system can be expanded by additional strings with their associated inverters [11] , [12] . For successful interface of PV strings with the grid, a number of requirements arise [13] , [14] . First, MPPT of the PV string is mandatory to maximize system efficiency as the performance of a PV source relies on the operating irradiance and temperature conditions [15] . Furthermore, voltage regulation at the inverter dc-link and grid current control is essential. Hence, two topologies exist, which are single-stage and two-stage topologies [8] . The single-stage topology involves a single inverter stage that achieves PV MPPT and PV grid interface functions. Hence, the component count is minimized, increasing the conversion efficiency [16] , [17] . A major drawback of this topology is voltage ripples on the dc bus resulting from double line-frequency grid power oscillations due to the single-phase connection [18] . Hence, for a single-stage topology, the inverter must be designed to handle these ripples using large electrolytic capacitors to limit the ripple propagation to the PV output power [19] . These capacitors are a limiting factor of the inverter lifetime and reliability. A two-stage topology is presented as another alternative, where a power decoupling dc-dc stage is added before the inverter stage, at the cost of additional components and losses [20] , [21] . However, this additional stage decouples the energy change between the PV string and the dc-link capacitor of the output inverter stage. Furthermore, this additional stage can boost the PV voltage level, thus expanding its operating range and increasing flexibility for the number of PV modules used [8] .
Conventionally, the first dc-dc chopper stage achieves MPPT, while the second inverter stage delivers energy to the grid [22] [23] [24] [25] . The PV string inverter features: outer dc-link voltage control loop and inner grid current control loop. The former regulates the dc-link voltage and adjusts the reference grid current to guarantee power flow to the grid and satisfy power balance at dc link, while the latter forces the inverter to produce a near-unity power factor sinusoidal line current.
Hence, for conventional control strategy, measurements of PV voltage and current are required to achieve MPPT. Furthermore, sensing dc-bus voltage is mandatory for the outer dc-link voltage control loop, and measuring grid voltage and current is essential for the inner grid current control loop. Sensorless control techniques have been proposed for this configuration to reduce these measurements and in turn lessen the required sensors, simplifying the system structure and reducing size and cost. However, most research studies involve elimination of PV voltage and/or current sensors [26] [27] [28] [29] [30] [31] . These techniques are based on the fact of the sensorless MPPT control scheme that as the dc-link voltage is kept constant by the controller action at steady state, PV generated power and grid side power should be in balance [32] , [33] . This will force the grid current's amplitude to be proportional to the PV generated power. Thus, varying the chopper duty cycle to maximize the line current amplitude will result in PV MPPT without the need of PV sensors. However, the overall system response deteriorates in comparison with the conventional method, which directly detects PV power. This can be related to the fact that the response of this sensorless MPPT operation directly depends on the response of the inverter dc-link voltage control loop and, consequently, its grid current control loop [34] .
In this paper, a dc-link voltage sensorless technique is proposed based on the fact that if the PV maximum power is forced to flow to the grid, then power balance at the inverter dc-link will be satisfied and dc-link voltage will stabilize by nature without the need of outer dc-link voltage control loop. Hence, the proposed scheme still requires PV sensors to directly calculate the PV power, but eliminates the highcost dc-link voltage sensor, thus reducing system footprint and cost. Furthermore, the removal of the dc-link voltage loop controller simplifies the overall control scheme, enhances system stability, and improves the dynamic response during irradiance changes. The simulation and experimental results verify the proposed scheme effectiveness at different dc-link voltage levels and confirm its superior performance over the conventional scheme under varying irradiance conditions. 
II. SYSTEM UNDER INVESTIGATION
The considered system is a 1.5-kW, 220 V, 50-Hz single-phase two-stage grid-connected PV system, as shown in Fig. 1(a) . The first stage is a boost converter responsible for MPPT process, voltage amplification, and decoupling between the PV source and the dc link. The second stage features a current-controlled voltage source inverter (VSI) for grid interface. The PV source, in this paper, is a string configuration that consists of ten KD135SX_UPU PV modules connected in series. The PV array specifications, in addition to the system design, are listed in Table I. III. POWER BALANCE AT DC LINK Equation (1) represents the power balance at the inverter dc link [19] , [22] , [23] , [41] , [42] , as illustrated in Fig. 1(b) P dc = p inv + p cap (1) where P dc is the dc-link input power, p inv is the instantaneous power supplied to inverter, and p cap is the instantaneous dc capacitor power
where v dc is the instantaneous dc-link voltage.
Assuming that the ac line current (i g ) is sinusoidal and in-phase with the ac grid voltage (v g ), we have
where p g is the instantaneous active power injected into the grid assuming unity power factor,V g is the grid voltage,Î g is the injected grid current, and P g is the average active power injected into the grid. Thus, by substituting (2) and (3) in (1), we have
From (4), it is clear that there are two power components inside the dc-link capacitor. The first is the average power difference between P dc and P g , which is a dc component that causes a linear increment or decrement in the dc-link voltage. The second one is the grid power ripple of twice the ac mains frequency, which results in a double line frequency ripple in the dc-link voltage. The dc-bus capacitor should buffer this power differences as well as minimize the voltage ripple [19] . In order to achieve the latter, energy is acquired by the dc capacitor. The energy balance equation can be obtained by integrating (4) over one cycle
where E dc is the input energy to the dc link,E g is the energy captured by grid, and (1/2)C dc v 2 dc = E cap , which is the energy stored in dc-link capacitor.
As shown in Fig. 1 (c) and (d), for the same dc power, as the dc-link voltage level increases, the power transferred to the grid is reduced. This is mainly related to the fact that besides the energy acquired by the dc capacitor, there are other parameters that increase grid losses and are dc-link voltage dependent as well. These are converter power losses ( p conv-loss ), which include switching and semiconductor losses, in addition to losses in dc capacitor equivalent series resistance [43] .
Equation (4) does not take these losses into account although this would introduce a disturbance into the power balance equation that results in a steady-state error in the dc-link voltage. Thus, they must be taken into account [41] as follows:
In order to satisfy the power balance equation at the inverter dc link, the dc-link voltage should be kept constant at a certain predetermined level. This will ascertain that the PV power is transferred to the grid that guarantees power flow from the PV string to utility. Hence, a control strategy is mandatory to achieve dc-link voltage regulation and the grid interface.
IV. CONTROL TECHNIQUES FOR GRID-CONNECTED PV CONVERTERS
PV grid interface is commonly achieved using a conventional dc-link voltage sensor control technique [22] [23] [24] [25] .
However, in this paper, a dc-link voltage sensorless technique is proposed to realize this interface. Control schemes of both techniques are modeled and analyzed and their performance is compared to validate the proposed scheme feasibility.
A. Conventional Control Technique
The conventional control scheme is shown in Fig. 2(a) . Boost chopper switching is directly controlled using the appropriate duty ratio produced by the MPPT algorithm.
Various MPPT techniques are presented in [44] and [45] , among which the variable-step incremental conductance (IncCond.) technique is of special interest due to its simplicity, high accuracy, and less computational burden [46] [47] [48] . For better performance and simpler implementation, the modified variable step-size IncCond. technique, presented in [49] , is applied.
On the other hand, dc-link voltage regulation and grid coupling are achieved using a current-controlled VSI that inhibits two control loops: the outer dc-link voltage control loop [see 
1) Inner Grid Current Control Loop:
The inverter is required to output a sinusoidal grid current with acceptable total harmonic distortion (THD) and near-unity power factor. Thus, the output of the dc voltage controller, which represents the reference grid current amplitude, is multiplied by a sinusoidal unit vector that is obtained from a phase-locked loop (PLL) synchronized with the grid voltage. Then, the inner current loop controller forces the grid current to match this sinusoidal reference. The block diagram of the inner grid current control loop is shown in Fig. 2(b) .
The most common types of controllers used for the inner current loop are proportional-integral (PI) with feedforward and proportional-resonant (PR) controllers [50] [51] [52] [53] [54] . However, the PR controllers' performance outweighs that of the traditional PI ones when regulating sinusoidal signals [13] . The former have the ability to remove the current's magnitude and phase angle steady-state errors without the need of voltage feed forward unlike traditional PI controllers. Thus, an ideal PR controller is applied for the inner grid current control loop with a gain given by [52] [53] [54] 
where K P−r is the proportional part gain, K I −r is the resonant part gain, and ω is the resonant frequency of the controller. The desired sinusoidal signal's frequency is chosen as the resonance frequency, which is the grid line angular frequency in this case. The PR controller gains are designed achieving high gain (almost 50 dB) at a bandwidth around the resonant frequency (about 4 rad/s) as shown in the bode plot in Fig. 2(d) , which minimizes the sensitivity of the controller to slight grid frequency variations. However, it should be remarked that if severe grid frequency variations are registered in the utility network, a modified PR controller is necessary [55] , [56] or a nonideal PR controller can be used to give a wider bandwidth around the resonant frequency [57] , [58] The converter operates at high switching frequency, so the pulsewidth modulation (PWM) block can be represented by a simple gain [23] , [24] 
where V tri is the amplitude of the triangular carrier signal.
2) Outer DC-Link Voltage Control Loop:
This loop is responsible for dc-link voltage regulation by adjusting I gref , which is the amplitude of the sinusoidal reference grid current that must be in-phase with the grid voltage (v g ). The current amplitude ( I gref ) represents the active component of the reference grid current, which indicates the instantaneous amount of power available at the dc side of the inverter ( p inv ) [41] . By accurately adjusting this current amplitude and using a fast grid current controller, the power at the inverter dc side is transferred to the grid. Thus, power balance at the dc-link is achieved, which makes V dc stabilize at the required level. However, in order to compensate for system losses given in (12) (i.e., inverter losses and losses due to the parasitic series resistance of C dc ), a decrease in the power available at the inverter side occurs, which in turn decreases I gref .
The latter imposes losses on the grid. The block diagram of the outer dc-link voltage control loop is shown in Fig. 2(c) . The implemented voltage controller can be a simple proportional controller [24] or a PI one [23] to minimize the dc-link voltage steady-state error. The latter is used and it is represented by the gainG PI (s), where K P−i and K I −i are the proportional and integral gains of the dc-link voltage PI controller, respectively
These gains must be precisely designed for a low cross-over frequency (10) (11) (12) (13) (14) (15) (16) (17) (18) (19) (20) in order to attenuate the magnitude of the double line-frequency dc-link voltage ripples. Thus, oscillations in grid current reference are limited. Otherwise, the grid current THD may exceed the limit and a larger dc capacitor is required, to overcome these oscillations, which in turn reduces the inverter life time. To illustarte this issue, the PI gains are first designed with initial values computed from the Ziglar/Nicholes method followed by successive tuning aiming at achieving the grid current THD within IEEE 519 Standard [59] . Hence, the outer loop controller gains are selected as K P−i = 0.01 and K I −i = 0.5, giving a crossover frequency of almost 20 Hz as shown in the bode plot in Fig. 2 (e). In this case, the system shows minimal grid current THD, however, at the cost of slower response during changes. If K P−i is increased to 0.1 to enlarge its effect versus integral gain and in turn to fasten system response, grid current THD breaks harmonic limits [59] , as shown in Fig. 2 (f). The dc-link voltage in addition to the detailed parameter tuning of the grid current controllers is illustrated in detail in Appendix II. The inner grid current control loop, with a bandwidth of a few kilohertz and unity feedback, can be represented by a unity gain at the low frequency range considered for the voltage control loop [23] , as shown in Fig. 2 
(c).
The relationship between variations in the fundamental grid current magnitude and the mean dc-link voltage can be calculated using the average power balance equation derived from differentiation of (5) by time, assuming that the converter is lossless
For simplified sensitivity analysis, when studying the relationship and correlation between certain system variables, other variables of least contribution and effect, on the studied variables, can be partially eliminated. Hence, for determining the impact of the grid current magnitude variation on the average dc-link voltage, one neglects P dc [23] . Assuming zero PV power and then P dc = 0, the dc-link capacitor energy (E cap ) is solely affected by grid power as follows:
Applying small perturbations around the operating point leads to
where v dc−pert andî g−pert are the small perturbations applied around the mean dc-link voltage and the grid current amplitude, respectively. Neglecting steady-state values and square of small perturbations
Hence, (15) and (16) can be concluded
B. Proposed DC-Link Voltage Sensorless Control Technique
In the proposed technique, MPPT is achieved, similarly to in the conventional technique, by sensing the PV voltage and current. However, the proposed technique involves only one control loop in the second inverter stage, which is the grid current control loop, thus mitigating the inverter outer dc-link voltage control loop with its PI controller, which in turn simplifies the overall control scheme. Moreover, the high-cost dc-link voltage sensor is no longer required, reducing the system footprint and cost. The proposed control scheme is shown in Fig. 3(a) .
In the conventional technique, dc-link voltage regulation and I gref adjustment are achieved using the dc-link voltage controller, as explained in the previous section. Alternatively, in the proposed method, the dc-link voltage is stabilized and I gref is adjusted without the need of an outer dc-link voltage control loop. In the proposed control technique, the PV voltage and current are sensed to achieve MPPT. Depending on the tracked maximum PV power value, the amplitude of the reference grid current is adjusted. The grid current controller forces the inverter to produce a sinusoidal current with a magnitude matching that of the reference current, which corresponds to the tracked maximum PV power. Thus, the PV maximum power is forced to flow to the inverter ac side satisfying the power balance at the inverter dc-link, hence forcing the dc-link voltage to stabilize by nature at a certain level without the need of a voltage controller.
1) Without System Losses Compensation:
The proposed control technique, when adjustingÎ gref , must guarantee that the tracked PV maximum power is transferred to the grid so that power balance is achieved at the inverter dc-link and V dc stabilizes by nature without the need of dc-link voltage controller. Hence, I gref is determined by dividing PV maximum power at a certain environmental condition (P PV ) by grid voltage rms value (V g ), as shown in (17) . This amplitude is then multiplied by a sinusoidal template of the grid voltage derived from the PLL. The grid current PR controller, similar to the one employed in the convention control technique, forces the inverter to produce a sinusoidal grid current that matches this reference. The uncompensated grid current control loop is shown in Fig. 3 (b)
However, this uncompensated scheme does not take into account system losses that include converter power electronics switch losses and the losses due to the parasitic series resistance in C dc . Thus, a disturbance in the power balance at dc-link occurs and the dc-link voltage reaches a value less than grid voltage amplitude (V g ),which means that the modulation index (m a ) may reach unity, imposing harmonics in the grid current beyond acceptable limits as will be demonstrated at the end of this section.
2) With System Losses Compensation: System losses must be taken into account to guarantee power balance at the inverter dc link. However, due to the absence of dc-link voltage control loop in the proposed technique, there must be an alternative way to compensate for these losses. Since these losses decrease the active grid power, then the grid current in turn decreases. Thus, the reference grid current amplitude must be readjusted by a compensating component as shown in
where I comp is the rms value of the compensating current (i comp ). This current represents the decrease in grid current amplitude and in turn the decrease in grid reference active power to compensate for system losses. Thus, power balance and flow are ensured, achieving dc-link voltage stabilization. According to the I comp value, V dc can be kept at a level that ensures that m a ≤ 1, which results in acceptable grid current THD. The proposed compensated grid current control loop is shown in Fig. 3 
(c).
At certain V dc level, as P PV increases, system losses increase, which in turn requires the increase in I comp to compensate for these losses. Thus, for a constant V dc , I comp depends on P PV and varies proportionally with it, however, in a nonlinear form. Moreover, as V dc increases, for constant P PV , system losses increases, which results in an increase in I comp to compensate. Fig. 3(d) shows the empirically obtained nonlinear relation between P PV and I comp at two different V dc values for the investigated system. It can be noted that at V dc = 320 V (i.e., m a ≈ 1), I comp has a lower value, which in turn decreases losses imposed on the grid.
Hence, the mapping between P PV and I comp , at a predetermined V dc level, is system dependent and mandatory in order to achieve the proposed dc-link voltage sensorless scheme. The P PV -I comp mapping can be implemented using a simple lookup table. However, for more precise mapping and a better system performance, a simple feedforward backpropagation artificial neural network (ANN) is proposed in this paper featuring an input layer, a hidden layer, and an output layer, as shown in Fig. 3(e) . The input represents the PV power, while the output layer generates the compensating current corresponding to the input PV power and required to stabilize V dc at a predetermined level. The applied hidden layer features ten sigmoid neurons. The links between the nodes are all weighted. Successful fitting between P PV and I comp depends on the hidden layer and how precise the ANN is trained to optimize these weights [60] . The utilized ANN is offline trained and optimized to give almost zero mean square error for the studied case.
The flowchart in Fig. 3 (f) illustrates how the P PV -I comp empirical nonlinear relation is extracted. The model runs for the proposed scheme, as shown in Fig. 3(f) . Solar irradiance is varied as steps of 10 W/m 2 leading to P PV variations from 0 to the rated panel power. V dc is recorded via a hysteresis comparator to generate the required I comp that leads V dc to be in a tolerable range around. At each P PV level, the corresponding I comp that ensures V dc approaching the reference is recorded. Finally, a matrix of P PV -I comp is achieved. The obtained P PV -I comp data can be implemented in a system simulation/experimental setup as a lookup table. For more enhanced operation, the same procedure can be repeated considering variable atmospheric temperature, grid harmonics, measurement errors, and so on, as much as the designer wants the system to be robust. The resultant data can be utilized as offline training sets for the suggested ANN.
Both the conventional and the proposed control techniques utilizes a similar PR controller for the grid current control, i.e., the VSI main controllable variable. The output of the grid current control PR controller is a sinusoidal signal; nature of the PR controllers that deals with sinusoidal signals, having the same grid voltage frequency with amplitude, varies to ensure grid current convergence to its reference. Hence, the grid current output control signal is utilized as the modulating signal V msin for the VSI sinusoidal PWM (SPWM) generation. For fixed amplitude carrier signal V mtri , the VSI modulation index m a varies linearly with the grid current PR controller output signal V msin . For overmodulation prevention purpose, a simple limiter is added following the PR controller block that limits the modulation index to exceed unity, as illustrated in Figs. 2(a) and 3(a) .
V. OPTIMAL DC-LINK VOLTAGE For most appropriate dc-link voltage level determination, the considered system is simulated once using the conventional control technique and again using the proposed dc-link voltage sensorless technique, for different dc-link voltage levels, under varying irradiance.
Regarding the first case with the conventional technique, the steady-state performance [regarding the THD in the grid current (THDi) and grid power losses] is presented for four V dc values at different irradiance levels, as shown in Fig. 4(a) and (b) . The dc-link voltage value directly affects the converter loss and contributes as well in the grid current THDi level. For V dc = 300 V, i.e., m a > 1, THDi increases beyond limits, while for V dc = 320, 400, or 500 V, i.e., m a < 1, THDi is within standards as shown in Fig. 4(a) [59] . Moreover, for the same irradiance level (i.e., fixed P PV ), as V dc increases, the system loss increases. The latter decreases the net power capable of being transferred to the grid, as shown in Fig. 4(b) . Hence, under the conventional technique, the best compromise between power loss and THDi occurs at V dc = 320 V where m a ≈ 1. Regarding the second case with the proposed sensorless technique, the steady-state results (regarding the grid current THD and grid power losses) are presented at variable irradiance levels, for the uncompensated and compensated schemes for two dc-link voltage levels, as shown in Fig. 4(c) and (d) . Regarding the uncompensated scheme, V dc will reach about 305 V, which is less thanV g (311 V) as explained before. Although this will decrease the grid average power losses due to V dc level decrease, the harmonics level in the grid current will exceed the permitted level according to IEEE Standard 519 as m a > 1. Considering the compensated scheme, the system performance is almost similar to that acquired by the conventional dc-link voltage sensor technique regarding the THDi and grid power losses. Consequently, for the proposed technique with the compensated scheme, the best compromise between the THDi and grid power losses occurs at V dc = 320 V, which is the same as for the conventional scheme. This proves the validity and feasibility of the proposed dc-link sensorless technique with the proposed system losses compensation scheme.
VI. SIMULATION RESULT ANALYSIS
In this paper, the transient and steady-state performances of the conventional scheme are compared with those of the proposed one, under two step changes in irradiance: from 1000 to 600 W/m 2 at 6 s and then from 600 to 800 W/m 2 at 9 s.
Both schemes are capable of adjusting the dc-link voltage at 320 V during different irradiance levels as shown in Fig. 5(a) and (b). However, injected grid powers, achieved by both schemes, experience losses as shown in Fig. 6(a) and (b) , due to converter losses besides the dc-link capacitor parasitic resistance. The dc-link voltage stabilizes at 320 V under both control schemes.
At startup [see Figs. 5(c) and 6(c)], V dc overshoot in the conventional technique is about 1.6 times that of the proposed one, and thus C dc of the former must handle this voltage increase. On the other hand, V dc adjustment takes much more time, in the proposed scheme, which increases transient power losses. However, once the required V dc level is reached, the proposed scheme shows a faster transient response during irradiance changes owing to dc-link voltage controller elimination. This can be shown as follows.
During the first step change in irradiance, at t = 6 s, irradiance decreases from 1000 to 600 W/m 2 , and thus P PV will decrease causing a transient decrease in V dc till it is regulated to 320 V. Analyzing Figs. 5(d) and 6(d), the conventional scheme shows a slower response by about 0.3 s. Furthermore, during the conventional scheme's longer transient period, V dc decreases to 300 V (6.3% V dc undershoot), i.e., m a > 1, and thus THDi will go beyond acceptable limits nearly 31.42 %. On the other hand, the proposed technique shows a better response with a settling time (t s ) of 0.1 s and a transient decrease in V dc to 310 V, i.e., m a ≈ 1. Hence, its THDi is within limits (6.3%) during the proposed scheme's transient period. During the second step change at t = 9 s, irradiance increases from 600 to 800 W/m 2 , and thus P PV increases causing transient increase in V dc . Considering Figs. 5(e) and 6(e), the conventional scheme exhibits a settling time of about 0.2 s to reach its steady state and experiences a transient V dc increase to 360 V (12.5% V dc overshoot). On the contrary, during this step change, the proposed scheme shows a faster response with t s of almost 0.07 s and experiences a nearly nonsignificant V dc increase during its transient period.
The steady-state results are shown in Table II , including the peak-to-peak dc voltage ripple, THD and power factor of grid current, and utility power losses for both schemes.
VII. EXPERIMENTAL IMPLEMENTATION
An experimental setup, for the system under investigation, is implemented in order to hold a practical comparison between the proposed sensorless technique and the conventional one.
For a fair comparison, it is mandatory to test these techniques under controlled conditions of irradiance and temperature. This ensures similar environmental conditions for both techniques when the tests are carried out. Furthermore, it enables the achievement of a step change in environmental conditions to compare the transient performance of both techniques.
However, this is inapplicable for rooftop mounted PV panels as they are unable to reproduce similar P-V curves due to the randomly fluctuating environmental conditions. Thus, the need of solar array simulators to replace actual PV panels arises.
These are expensive instruments and not always affordable, and thus a simpler solution of simulating I -V and P-V curves similar in nature to those generated by a PV panel is presented in [61] .
Hence, a simple low-cost PV simulating circuit is utilized that employs a resistor bank (Rs) in series with a dc power supply and the MPPT tracker (boost chopper) is connected at its output as shown in Fig. 11(a) . This circuit produces a P-V curve that exhibits a peak point for the tracker to lock on. Moreover, it simulates the PV source when exposed to sudden step change in irradiance. When the switch S is off, Rs becomes only one resistance of R value and this will give a certain P-V curve. However, when S is closed, Rs becomes in the form of two resistances in parallel (R/2), which will result in a step increase in the current I and in turn increases the power level, as shown in Fig. 11(b) . MPPT is carried out by the first chopper stage, which is followed by the second inverter stage to achieve coupling with the grid. Fig. 11(a) and (b) shows the schematic of the experimental rig and the implemented test rig photography, respectively. The selection of the dc-link voltage to be 36 V dc is performed for the experimental setup, similar to the procedure undertaken in the simulation section, based on acceptable THD in the grid current and reduced system loss, as illustrated in Fig. 12 .
In the previous section, the authors utilize ten PV panels as the renewable energy source with the specifications listed in Table I .
The grid voltage is single phase at 220 V rms. The peak injected PV power is 10 panels * 135 W each = 1350 W. The dc-link voltage was tested for various values from 300 to 500 V, as illustrated in Section V (see Fig. 4 ). It was proved that the most adequate dc-link voltage value is at 360 V from the grid current THD due to overmodulation avoidance. Hence, the simulation results were performed at the 360 V dc link, as illustrated in Section IV (see Figs. 5 and 6) .
In this section, we perform the following. Due to experimental limitations, it was difficult to construct a roof-mounted system of ten PV panels. Moreover, the proposed dc-link voltage sensorless technique needs to be attested during transient and steady-state conditions. For a fair comparison with the conventional dc-link voltage-controlbased technique, similar operating conditions must be ensured when both techniques are implemented, which are neither controllable nor guaranteed in the case of a roof-mounted system, as they are subject to unpredictable solar irradiance and temperature. The same holds for the PV emulator, which is described in Appendix III.
The dc power supply, used in the PV emulator, capability is 28 V, 5 A maximum. The constructed circuit runs the dc source at 28 V, where this voltage is equally distributed between the series power resistor and the dc/dc converter input. Hence, the input to the MPPT tracker is 14 V dc. A 22:220 V singlephase transformer is utilized as a grid interfacing for voltage lifting up.
The authors performed the experimental setup as 10:1 scaled version of the simulated one, as illustrated in Table III. Appendix III illustrates the actual parameters of both the simulation and the experimental setup.
The practical results of both techniques are presented and analyzed at V dc = 36 V and under the two step changes in the input power from the PV simulator (first from 70 to 126 W and then from 126 to 70 W).
Two step changes are applied to compare between the transient performances of both techniques. This can be explained as follows: during the two step changes, both the conventional and the proposed control techniques are capable of extracting PV simulator maximum power at both power levels, as shown in Figs. 7 and 8 (a) and (b) . However, the conventional scheme takes longer time to stabilize V dc at 36 V as demonstrated before. During the first step change (from low to high power level), the conventional scheme exhibits a V dc increase to 41 V (overshoot of 13.9%) and then takes almost 1 s to stabilize V dc at 36 V. This causes a decrease in the grid power, during this transient period, of about 3% than its steady-state value at high power level (73 W), as shown in Fig. 7(c) . This transient decrease in grid power occurs in order to compensate for the converter loss in addition to C dc losses as the transient V dc increases to 41 V. During the second step change (from high to low power level), the conventional technique experiences a V dc decrease to 32 V (undershoot of 11.11%) and takes almost 1.2 s to stabilizeV dc at 36 V. This in turn increases the grid power during this transient period of about 2.5% than its steady-state value at low power level (44.4 W), as shown in Fig. 7(d) . However, during this transient period, the grid current suffers from high THDi beyond the acceptable limits (about 9%) due to the decrease in dc-link voltage to 32 V. On the other hand, during both step changes, the proposed technique, immediately adjusts the dc voltage to its required value (36 V) and sustains the grid power to its steady-state value during high power level (73 W) and during low power level (44.5 W), as shown in Fig. 8(c) and (d) . During the second step change, unlike the conventional technique, the proposed scheme exhibits a transient grid current of 5.3% THD.
At steady state, both schemes succeed in extracting PV simulator maximum power at the low PV power level (70 W) and at the high PV power level (126 W). At the grid side, the steady-state grid powers achieved by both techniques are similar at the low grid power level (about 44.5 W), as shown in Figs. 7(e) and 8(e), as well as at the high grid power level (about 73 W), as shown in Fig. 8(f) . In addition, both schemes achieve near-unity power factor at both power levels and their exhibited grid power oscillates around double the line frequency (100 Hz).
Figs. 7(g) and 8(g) show the dc-link voltage adjusted by both techniques at 36 V during both step changes. During the first step change, the conventional technique is slower to stabilize V dc (t settling = 1 s) and experiences an overshoot of about 5 V (13.9%), which will increase the transient grid losses. During the second step change, similarly, the conventional scheme shows poorer transient response with a settling time of about 1.2 s and a V dc undershoot of almost 4 V (11.11%). The latter would affect THDi during this transient period. On the other hand, the proposed technique shows a fast transient response during both sudden changes.
For more clarification regarding the steady state, Fig. 9 provides a zoomed-in view on the system performance under the conventional and the proposed techniques that are both tested at low and high power levels. It can be remarked that the proposed control technique succeeded in attaining the same steady-state performance of the conventional technique with the merit of being dc-link voltage sensorless control based.
VIII. PARAMETER SENSITIVITY ANALYSIS
As the proposed technique is dc-link voltage sensorless based, to what extend the proposed technique is tolerant to system parameter variations is a critical issue to be investigated. This section investigates the system performance under measurement errors and system parameter variations for both conventional and proposed techniques.
A. Measurement Error Sensitivity Analysis
In this section, eight simulation runs have been performed. At each simulation run, an error of 5% in the measurements of V pv , I pv , and I g is performed on purpose in addition to another simulation run with the grid voltage distorted with the fifth harmonic with 5% rms of the fundamental. Similar conditions were performed for the conventional dc-link control technique.
The dc-link voltage simulation results of both the conventional and the proposed techniques are compared in Table IV with P pv variations as follows: 1000 W/m 2 from 0 to 6 s, 600W/m 2 from 6 to 9 s, and 800 W/m 2 from 9 to12 s.
It can be observed that the effect of the measurement error on the conventional technique is minimal, which was expected due to the dedicated dc-link voltage control loop. The proposed technique, as it mainly depends on the empirical P PV -I comp relation, the deviation in V pv and I pv measurements causes an error in estimating the actual required compensating current, which consequently leads to a deviation of the dc-link voltage from the desired value, 400 V in the above simulated case. However, the encouraging thing that the deviation from the dc-link reference does not exceed 25 V from a 400 V reference and is hence less than 6.3% dc-link voltage error for a 5% deviation of the V pv and I pv measurement. The same results are obtained in the case of I g for a 5% deviation measurement.
Referring to the famous LEM voltage/current sensors LV-25P [62] and LA-55P [63] , it can be observed that the guaranteed maximum error in reading is 0.9% for the voltage and 0.65% for the current.
Although the carried simulations were performed with five times the guaranteed error in measurements of the sensor's practical manufacturer data sheets, the maximum deviation of 
B. Converter Parameter Sensitivity Analysis
In this section, three main factors that affect the inverter loss are varied from their nominal values to study their effect on the system performance. Those factors are output grid side inductor filter resistance, the dc-link capacitor ESR resistance, and the inverter MOSFET on-state resistance. The main reason for the effects of those parameters being minimal on the system performance is that the investigated variables have very small values. Hence, the parameter variation effect on the loss estimation is very limited in contrast to the error in signal measurement, which directly affects the proper determination of the compensating current, which has a higher impact on the system performance.
Therefore, the authors performed rigorous investigation, especially from the manufacturer data sheets, to reveal the real variation of the above-investigated parameters to avoid any inaccurate parameter values estimation.
Considering R on , referring to ON Semiconductors (formerly Fairchild), considering the power rating of the system under investigation, one can utilize an FCPF150N65F n-channel MOSFET having the power rating of 650 V · 24 A [64] , and it was found that the on-state resistance is typically 0.133 and increased by a factor of 1.7 at 100˚C, reaching 0.22. In the investigated simulation, the authors vary R on from 0.1 to 0.5 , i.e., five times greater than the expected values from the manufacturer data sheet.
Considering R f , referring to HAMMOND, one can utilize 195G10 5-mH, 10-A power inductor [65] as the VSI output filter, and it was found that the inductor internal resistance is typically 0.04 . In the investigated simulation, the authors vary R f from 0.04 to 0.2 , i.e., five times greater than the rated values from the manufacturer data sheet.
Considering ESR, referring to Cornell Dubilier CDE, considering the power rating investigated, one can utilize a 300-μF 450 V dc power capacitor [66] as the VSI dc-link capacitor, and it was found that the capacitor ESR is typically 0.268 . In the investigated simulation, the authors vary ESR from 0.2 to 0.4 , i.e., two times greater than the rated values from the manufacturer data sheet.
As it can be concluded, the investigated parameter variations, even under the worst case scenarios, have minimal effect on the system performance under the proposed technique due to their relatively small contribution to loss compared with the higher influence occurred due to the measurement errors in voltage/current signals.
IX. CONCLUSION
This paper proposes an enhanced performance dc-link voltage sensorless control technique for the grid interface of single-phase two-stage PV converters. This new technique eliminates the need of an outer dc-link voltage control loop.
Alternatively, a new reference grid current generation method is presented to transfer the PV power to the grid. Thus, power balance is achieved at the dc-link and dc voltage stabilizes at a predetermined level. Consequently, the system implementation is simplified and the control scheme complexity is minimized. Furthermore, the absence of the dc-link high voltage sensor reduces the system footprint and cost. Although the proposed technique needs system training and mapping between PV power and system losses, the outer loop controller in the conventional technique must be precisely tuned to limit THDi. The simulation results of both schemes are analyzed and compared. The proposed technique takes longer time to stabilize the dc-link bus voltage at operation startup. However, once the required dc-link voltage is reached, it shows better transient response during sudden irradiance changes. At steady state, both techniques give close results, which proves the feasibility of the proposed technique. The experimental results validate the effectiveness of the proposed sensorless scheme and show its superiority in the transient response concurrently with its similarity in steady-state performance over the conventional technique. Table VI lists a comparison between the proposed control technique and the recent PV-grid-connected control schemes from recent references for more illustration on the presented performance benchmarks.
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APPENDIX I

A. Boost Converter Design
In this paper, the applied stepup chopper is a single-switch boost converter [35] . It amplifies the PV input voltage level with a gain given by [36] 
where V PV is the PV string voltage, V dc is the dc-link mean voltage, and D boost is the chopper duty ratio. The inductance of the boost converter (L boost ) is determined by selecting acceptable current ripple passing through it ( I L ) from the following equation:
where f sw(b) is the switching frequency of the boost converter.
B. Decoupling Capacitor Selection
The high-voltage dc-link capacitor, which is the main limiting factor of the inverter lifetime, should be kept as small as possible and preferably substituted with film capacitors [8] . However, it must be properly sized to limit dc-voltage ripples to a desired value in order to prevent overvoltages on the dc bus and minimize power oscillations whose effect is reflected in the grid current. The dc-link capacitor value is selected according to the following equation neglecting converter losses [8] , [37] :
where P g is the average active power injected into the grid, ω is the line angular frequency in radians per second, v dc( p− p) is the peak-to-peak dc-link voltage ripple, and v dc is the amplitude of the dc-link voltage ripple.
C. Full Bridge VSI
The second stage involves a current controlled full-bridge single-phase VSI operating with SPWM featuring a carrier frequency of 15 kHz. The inverter output filter inductor (L ac ) is designed so as to limit the magnitude of the switching harmonics in grid current. For high switching frequency and near-unity power factor operation, the inverter output voltage is approximately equal to the grid voltage and the modulation index amplitude (m a ) is given by [38] , [39] m a =V g V dc (A.4) whereV g is the grid voltage amplitude. For single-phase inverters, V dc level is determined such that m a ≤ 1so as to achieve acceptable THDi [38] . Hence, L ac is calculated as follows [39] , [40] : THDi = I g I g (1) × 100 ≤ THDi (required) (A.6)
where I g (1) is the rms value of fundamental frequency component of the grid current.
APPENDIX II DESIGN PROCEDURE OF DC-LINK VOLTAGE AND GRID CURRENT CONTROLLERS D. Conventional Technique
The conventional technique features a dc-link voltage controller, basically PI, which is optimized for enhanced performance.
The system runs with K p only presented by a small value with zero integral part. The value of K p gradually increases till a sustained oscillation in the V dc is observed. The corresponding critical gain K p−critical and oscillating period T critical are recorded. Famous Ziegler-Nichols PID tuning table is utilized for obtaining the utilized PI parameters. For more enhanced performance, a new added block in the MATLAB/Simulink R2014 environment, which is the PID controller with autotuning and antiwindup features, is utilized to evaluate the final dc-link voltage PI parameters. Those parameters are used in the experimental setup by means of the embedded code generator library C2000 for the implemented DSP TMS320F28335. Hence, parameter optimization is ensured in both simulation and experimental results. Fig. 10 illustrates the dc-link voltage controller parameters' tuning process.
E. Proposed Technique
The proposed technique features only a conventional grid current PI controller similar to that utilized in the conventional technique. The dc-link voltage stabilization is achieved naturally when the converter fulfills the adequate required power balance, as illustrated in this paper. 
